DDR Memory Controller

OIC

OIC

OMC

TM

Get to know the ORBIT Memory Subsystem IP that consists of an interconnect, memory controller, and PHY IPs that work in unison to create maximum system synergies. 

Achieve exceptional connectivity performance and design flexibility using an automated end-to-end interconnect generation flow. 

Meet high-speed memory PHY IPs that deliver the lowest power and area, enabling solutions across AI/ML, high-performance computing (HPC), and mobile and automotive.

OMC   

TM

, ORBIT Memory Controller

Delivers excellent performance in addition to high utilization and ultra-low latency, achieved by its proprietary out-of-scheduling algorithm and high-speed implementation. Designed to address the needs of next-generation SoCs, the OMC saves a significant amount of area and power while supporting the highest levels of the DRAM bandwidth.

The OMC integrates seamlessly with the OPENEDGES ORBIT DDR PHY(OPHY) and ORBIT On-Chip Interconnect (OIC) to deliver a complete memory system. The OMC also supports third-party DDR PHYs, providing full functional verification for use with any PHY implementation. 

OMC_block diagram.png
 

Key Features

DRAM Support 

  • JEDEC compliant LPDDR5x/5/4x/4/3, DDR4/3, GDDR6, HBM3 support

  • Up to 4 ranks/channel (configurable)

High Performance 

  • A proprietary out-of-order scheduling algorithm

  • Dual-PHY control for 2x DRAM channel bandwidth with a single OMC instance

Low Power Consumption

  • Ultra-low power consumption with HW-controlled dynamic DRAM frequency scaling

  • Automatically handles training activities required for frequency change

  • Automated DRAM power management

Special Features

  • BFE (Bus Front End) for multi-master ports (optional)

Key Advantages

Intensive DRAM Utilization

  • Over 90% DRAM utilization using a proprietary out-of-order scheduling algorithm

  • Optimal pipeline architecture

Ultra-Low Power Consumption

  • Hardware-controlled dynamic DRAM frequency scaling

  • Automates training activities required for frequent changes

  • Highly area-efficient

Extremely Low Latency

  • Low latency even in high utilization scenarios

  • Suppression of peak latency using the latency-aware algorithms

Safety & Security

  • Inline ECC

  • Security Firewall

 

DDR Memory Type

OMC DDR Type.png
 

OMC Configurable Options

  • DRAM types (LPDDR5x/5, DDR4, LPDDR4x/4, DDR3/LPDDR3, GDDR6)

  • Channel DQ width (x16, x32, x64)

  • Number of AXI master ports (up to 8)

  • AXI master data width and frequency

  • Request queue depth

  • Write and read data queue depth

OMC Deliverables

OMC is packaged with the following items to all eligible companies: 

  • IP Core RTL

  • Standalone Simulation Environment

  • Management SW

  • IP Documentation